“Tao (τ) Law” Breaks New Ground in Semiconductor Technology

Research Results

09-04
2026
V1 ChinaXiv:202609.00031

Huawei's τ Chip Was Supposed to Melt?

Version Highlights: Examines thermal management in folded silicon using measured power consumption and temperatures at matched performance on the Kirin 2026 NPU, GPU, and CPU.

Heat is the sharpest concern on τ scaling law — the time-scaling principle behind Huawei’s folded silicon, named for the delay τ (“Tao”) it sets out to shrink. Our Kirin measurements turned that objection upside down. The reason is one every commuter already knows: on a chip, as in a workday, it is the travel that burns the majority of the energy, not the work at the desk.

Tingbo He · Electronics and Communications Technology
View Details
07-03
2026
V2 ChinaXiv:202605.00224V2

A time scaling theory for multi-layer electronic systems

Version Highlights: Adds LogicFolding gear ratios and Kirin 2026 production data, and outlines future engineering roadmaps for Kirin and Ascend.

For six decades, Moore's geometric scaling drove progress in semiconductors. That industry compact no longer holds. This perspective argues for a successor scaling principle — τ scaling — that adopts time itself, rather than transistor area, as the primary metric of progress. On a mobile SoC, LogicFolding delivers a 55% step-wise increase in transistor density and a 41% power-efficiency gain at a fixed device node.

Tingbo He · Electronics and Communications Technology
View Details
05-25
2026
V1 ChinaXiv:202605.00224V1

A time scaling theory for multi-layer electronic systems

Version Highlights: Introduces the τ-scaling theoretical framework presented at ISCAS 2026, replacing geometric scaling with a characteristic time constant as a new principle for industry development.

τ scaling is the first scaling principle since Dennard to give the whole computing stack one shared optimization target: shrink the delay τ. This ChinaXiv first release accompanies the ISCAS 2026 keynote Exploring and Practicing a New Semiconductor Path, replacing geometric shrink with time shrink.

Tingbo He · Electronics and Communications Technology
View Details